Datasheet4U Logo Datasheet4U.com

MT9LSDT872 - SYNCHRONOUS DRAM MODULE

Download the MT9LSDT872 datasheet PDF. This datasheet also covers the MT9LSDT1672 variant, as both devices belong to the same synchronous dram module family and are provided as variant models within a single manufacturer datasheet.

Description

The MT9LSDT872 and MT9LSDT1672 are high-speed CMOS, dynamic random-access, 64MB and 128MB memories organized in a x72 configuration.

These modules use internally configured quad-bank SDRAMs with a synchronous interface (all signals are registered on the positive edge of clock signals CK0).

Features

  • JEDEC-standard 168-pin, dual in-line memory module (DIMM).
  • PC133- and PC100-compliant.
  • Registered inputs with one-clock delay.
  • Phase-lock loop (PLL) clock driver to reduce loading.
  • Utilizes 133 MHz and 125 MHz SDRAM components.
  • ECC-optimized pinout.
  • 64MB (8 Meg x 72) and 128MB (16 Meg x 72).
  • Single +3.3V ±0.3V power supply.
  • Fully synchronous; all signals registered on positive edge of PLL clock.
  • Internal p.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (MT9LSDT1672_MicronTechnology.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
MT9LSDT1672A SYNCHRONOUS DRAM MODULE Micron
MT9LSDT6472A Synchronous DRAM Module Micron
MT90 Thyristor Modules Techsem
MT900A-UR 5mm Ultra Bright LED Marktech Corporate
MT90210 Multi-Rate Parallel Access Circuit Mitel Networks Corporation

Other Datasheets by Micron Technology

Part Number Description
MT9LSDT1672 SYNCHRONOUS DRAM MODULE
MT9LD272A NONBUFFERED DRAM DIMMs
MT9LD472A NONBUFFERED DRAM DIMMs
MT9D001 1/2-Inch 2 Megapixel CMOS Active-pixel Digital Image Sensor
MT9D011 1/3-INCH 2-MEGAPIXEL CMOS ACTIVE-PIXEL DIGITAL IMAGE SENSOR

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com ADVANCE 8, 16 MEG x 72 REGISTERED SDRAM DIMMs SYNCHRONOUS DRAM MODULE FEATURES • JEDEC-standard 168-pin, dual in-line memory module (DIMM) • PC133- and PC100-compliant • Registered inputs with one-clock delay • Phase-lock loop (PLL) clock driver to reduce loading • Utilizes 133 MHz and 125 MHz SDRAM components • ECC-optimized pinout • 64MB (8 Meg x 72) and 128MB (16 Meg x 72) • Single +3.3V ±0.
Published: |