Datasheet4U Logo Datasheet4U.com

HSMBJSAC36 - 500 WATT LOW CAPACITANCE TRANSIENT VOLTAGE SUPPRESSOR

This page provides the datasheet information for the HSMBJSAC36, a member of the HSMBJSAC5.0 500 WATT LOW CAPACITANCE TRANSIENT VOLTAGE SUPPRESSOR family.

Datasheet Summary

Description

The HSMBJSAC transient voltage suppressor (TVS) series rated at 500 Watts provides an added rectifier element as shown in Figure 4 to achieve low capacitance in applications for data or signal lines.

Features

  • Unidirectional low-capacitance TVS series (for bidirectional see Figure 6).
  • Suppresses transient up to 500 Watts Peak Pulse Power @ 10/1000 µs.
  • Improved performance in low capacitance of 30 pF.
  • Economical small plastic surface mount with robust axial subassembly package.
  • Options for screening in accordance with MIL-PRF19500 for JAN, JANTX, JANTXV, and JANS are also available by adding MQ, MX, MV, or MSP prefixes respectively to part number, e. g. MXSA.

📥 Download Datasheet

Datasheet preview – HSMBJSAC36

Datasheet Details

Part number HSMBJSAC36
Manufacturer Microsemi
File Size 259.38 KB
Description 500 WATT LOW CAPACITANCE TRANSIENT VOLTAGE SUPPRESSOR
Datasheet download datasheet HSMBJSAC36 Datasheet
Additional preview pages of the HSMBJSAC36 datasheet.
Other Datasheets by Microsemi

Full PDF Text Transcription

Click to expand full text
WWW.Microsemi .COM SCOTTSDALE DIVISION HSMBJSAC5.0 thru HSMBJSAC50 500 WATT LOW CAPACITANCE TRANSIENT VOLTAGE SUPPRESSOR DESCRIPTION The HSMBJSAC transient voltage suppressor (TVS) series rated at 500 Watts provides an added rectifier element as shown in Figure 4 to achieve low capacitance in applications for data or signal lines. The low capacitance rating of less than 30 pF may be used for protecting higher frequency applications in inductive switching environments or electrical systems involving secondary lightning effects per IEC61000-4-5 as well as RTCA/DO-160D or ARINC 429 for airborne avionics. If bidirectional protection is needed, two HSMBJSAC devices in anti-parallel configuration are required as shown in Figure 6.
Published: |