Datasheet4U Logo Datasheet4U.com

A3PN010 - ProASIC3 nano Flash FPGAs

General Description

.

.

.

Key Features

  • Wide Range of Features.
  • 10 k to 250 k System Gates.
  • Up to 36 kbits of True Dual-Port SRAM.
  • Up to 71 User I/Os Advanced I/Os.
  • 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation.
  • Bank-Selectable I/O Voltages.
  • up to 4 Banks per Chip.
  • Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V / 2.5 V / 1.8 V / 1.5 V.
  • Wide Range Power Supply Voltage Support per JESD8-B, Allowing I/Os to Operate from 2.7 V to 3.6 V.
  • I/O Registers.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Revision 11 ProASIC3 nano Flash FPGAs Features and Benefits Wide Range of Features • 10 k to 250 k System Gates • Up to 36 kbits of True Dual-Port SRAM • Up to 71 User I/Os Advanced I/Os • 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation • Bank-Selectable I/O Voltages—up to 4 Banks per Chip • Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V / 2.5 V / 1.8 V / 1.5 V • Wide Range Power Supply Voltage Support per JESD8-B, Allowing I/Os to Operate from 2.7 V to 3.6 V • I/O Registers on Input, Output, and Enable Paths • Selectable Schmitt Trigger Inputs • Hot-Swappable and Cold-Sparing I/Os • Programmable Output Slew Rate† and Drive Strength • Weak Pull-Up/-Down • IEEE 1149.