PDSP16318 Datasheet PDF - Mitel Networks Corporation PDSP16256GC1R Specs

PDSP16318 - PDSP16256GC1R

Datasheet Summary

Description

The PDSP16318 is a Dual 20-bit Adder/Subtractor configured to support Complex Arithmetic.

The device may be used with each of the adders allocated to real or imaginary data (e.g.

Complex Conjugation), the entire device allocated to Real or Imaginary Data (e.g.

Features

s s s s s s s s s s s s s s Full 20MHz Throughout in FFT.

Datasheet Details

Part number	PDSP16318
Manufacturer	Mitel Networks Corporation
File Size	88.71 KB
Description	PDSP16256GC1R
Datasheet	PDSP16318 Datasheet
Additional preview pages of the PDSP16318 datasheet.

📁 Similar Datasheet

PDSP16318MC - Complex Accumulator (Zarlink Semiconductor)

PDSP16330 - Pythagoras Processor (Zarlink Semiconductor)

PDSP16330A - Pythagoras Processor (Zarlink Semiconductor)

PDSP16330B - Pythagoras Processor (Zarlink Semiconductor)

PDSP16330MC - Pythagoras Processor (Zarlink Semiconductor)

PDSP16350 - I/Q Splitter/NCO (Zarlink Semiconductor)

PDSP1601 - ALU and Barrel Shifter (Zarlink Semiconductor)

PDSP1601A - ALU and Barrel Shifter (Zarlink Semiconductor)

PDSP16112 - 16 X 12 BIT COMPLEX MULTIPLIER (Zarlink Semiconductor)

PDSP16112A - 16 X 12 BIT COMPLEX MULTIPLIER (Zarlink Semiconductor)

Full PDF Text Transcription

Click to expand full text

PDSP16318/16318A PDSP16318/PDSP16318A Complex Accumulator Advance Information Supersedes version DS3708 - 2.4 September 1996 DS3708 - 3.1 November 1998 The PDSP16318/A contains two independent 20-bit Adder/Subtractors combined with accumulator registers and shift structures. The four port architecture permits full 20MHz throughout in FFT and filter applications. Two PDSP16318As combined with a single PDSP16112A Complex Multiplier provide a complete arithmetic solution for a Radix 2 DIT FFT Butterfly. A new complex Butterfly result can be generated every 50ns allowing 1K complex FFTs to be executed in 256µs.

Published: Mar 22, 2005 |