54LS161A
Key Features
- The counters consist of four edge-triggered D flip-flops with the appropriate data routing networks feeding the D inputs
- The Count Mode is enabled when the CEP, CET, and PE inputs are HIGH
- When the PE is LOW, the counters will synchro
