Datasheet Details
| Part number | MC92052 |
|---|---|
| Manufacturer | Motorola Semiconductor (now NXP Semiconductors) |
| File Size | 40.47 KB |
| Description | FTTC User Framer |
| Datasheet |
 MC92052 Datasheet
|
|
|
General Description
The MC92052 implements the TC sublayer of the DAVIC asymmetrical FTTC PHY specification for user devices.
The MC92052 key functional blocks are described in the paragraphs which follow.
or declare the block to be uncorrectable, in which case the data is not touched.
Key Features
- Implements the DAVIC short-range baseband asymmetrical physical layer standard Supports a bit rate of up to 51.84 Mbit/sec downstream Provides TDMA at a bit rate of up to 6.48 Mbit/s upstream, including DAVIC Bit Rates B, C, and D Interfaces to an ATM-layer device using a UTOPIA compliant interface Performs convolutional deinter.