nsequently, is not specified. The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasiti.
that require the use of surface mount components with higher power and lower RDS(on) capabilities. This high voltage MOS.
TMOS POWER FET
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 273.90KB)