OVERVIEW
u Triple ADC with 12 - 140 MHz Sampling Rate
u Integrated line locked PLL generates pixel clock from HSYNC
u Integrated 5-bit pixel clock phase adjustment for pr.
This website uses cookies or similar technologies, to enhance your browsing experience and provide personalized recommendations. By continuing to use our website, you agree to our Privacy Policy
Download