Download UPB406-2 Datasheet PDF
UPB406-2 page 2
Page 2
UPB406-2 page 3
Page 3

UPB406-2 Key Features

  • 1024 WORD X 4 BIT Organization (Fully Decoded)
  • TTL Interface
  • Fast Read Access Time: 50 ns max. (IlPB406-2, IlPB426-2)
  • Medium Power Consumption: 500 mW TYP
  • Two Chip Select Inputs for Memory Expansion
  • Open-Collector Output (IlPB406)/Three-State Outputs
  • Ceramic and Plastic lS-Lead Dual In-Line Packages
  • Fast Programming Time: 2

UPB406-2 Description

The IlPB406 and IlPB426 are high-speed, electrically programmable, fully-decoded 4096-bit TTL read-only memories. On-chip address decoding, two chip·enable inputs and open-collector/three-state outputs allow easy expansion of memory capacity. The IlPB406 and IlPB426 are fabricated with logic level zero (low);.