UPD45128841 Overview
Key Specifications
Operating Voltage: 3.3 V
Max Voltage (typical range): 3.6 V
Min Voltage (typical range): 3 V
Length: 22.22 mm
Description
The µPD45128441, 45128841, 45128163 are high-speed 134,217,728-bit synchronous dynamic random-access memories, organized as 8,388,608 × 4 × 4, 4,194,304 × 8 × 4, 2,097,152 × 16 × 4 (word × bit × bank), respectively. The synchronous DRAMs achieved high-speed data transfer using the pipeline architecture.
Key Features
- Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge
- Pulsed interface
- Possible to assert random column address in every cycle
- Quad internal banks controlled by BA0(A13) and BA1(A12)
- Programmable Wrap sequence (Sequential / Interleave)
