Datasheet4U Logo Datasheet4U.com

MC100EPT23 - Dual Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator

Datasheet Summary

Description

LVTTL/LVCMOS translator.

Because LVPECL (Positive ECL), LVDS, and positive CML input levels and LVTTL/LVCMOS output levels are used, only + 3.3 V and ground are required.

Features

  • 1.5 ns Typical Propagation Delay.
  • Maximum Operating Frequency > 275 MHz.
  • LVPECL/LVDS/CML Inputs, LVTTL/LVCMOS Outputs.
  • 24 mA LVTTL Outputs.
  • Operating Range:.
  • VCC = 3.0 V to 3.6 V with GND = 0 V.
  • These Devices are Pb-Free, Halogen Free and are RoHS Compliant www. onsemi. com 8 1 SOIC.
  • 8 NB D SUFFIX CASE 751.
  • 07 8 1 TSSOP.
  • 8 DT SUFFIX CASE 948R.
  • 02 DFN.
  • 8 MN SUFFIX CASE 506AA 3T M G G.

📥 Download Datasheet

Datasheet preview – MC100EPT23

Datasheet Details

Part number MC100EPT23
Manufacturer ON Semiconductor
File Size 148.77 KB
Description Dual Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator
Datasheet download datasheet MC100EPT23 Datasheet
Additional preview pages of the MC100EPT23 datasheet.

📁 Similar Datasheet

  • MC100EP111 - LOW-VOLTAGE 1:10 DIFFERENTIAL ECL/PECL CLOCK DRIVER (Motorola)
  • MC100EP221 - LOW-VOLTAGE 1:20 DIFFERENTIAL ECL/PECL CLOCK DRIVER (Motorola)
  • MC100EP223 - Low Voltage 1:22 Differential PECL/HSTL Clock Driver (Motorola Semiconductor)
  • MC100E016 - 8-Bit Synchronous Binary Up Counter (Motorola)
  • MC100E101 - Quad 4-Input OR/NOR Gate (Motorola)
  • MC100E104 - QUINT 2-INPUT AND/NAND GATE (Motorola)
  • MC100E107 - QUINT 2-INPUT XOR/XNOR GATE (Motorola)
  • MC100E111 - 1:9 DIFFERENTIAL CLOCK DRIVER (Motorola)
  • MC100E112 - QUAD DRIVER (Motorola)
  • MC100E116 - QUINT DIFFERENTIAL LINE RECEIVER (Motorola)
Other Datasheets by ON Semiconductor
  • MC100EPT20 - 3.3V LVTTL/LVCMOS to Differential LVPECL Translator
  • MC100EPT21 - 3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator
  • MC100EPT22 - 3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator
  • MC100EPT24 - LVTTL/LVCOMS to Differential LVECL Translator
  • MC100EPT25 - Differential LVECL/ECL to LVTTL Translator
  • MC100EPT26 - 1:2 Fanout Differential LVPECL to LVTTL Translator
  • MC100EPT622 - 3.3V LVTTL/LVCMOS to LVPECL Translator
  • MC100EP01 - 3.3V / 5V ECL 4-Input OR/NOR

Full PDF Text Transcription

Click to expand full text
MC100EPT23 3.3 V Dual Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator Description The MC100EPT23 is a dual differential LVPECL/LVDS/CML to LVTTL/LVCMOS translator. Because LVPECL (Positive ECL), LVDS, and positive CML input levels and LVTTL/LVCMOS output levels are used, only + 3.3 V and ground are required. The small outline 8-lead SOIC package and the dual gate design of the EPT23 makes it ideal for applications which require the translation of a clock or data signal. The EPT23 is available in only the ECL 100K standard. Since there are no LVPECL outputs or an external VBB reference, the EPT23 does not require both ECL standard versions. The LVPECL/LVDS inputs are differential.
Published: |