Datasheet4U Logo Datasheet4U.com

MC100EPT26 - 1:2 Fanout Differential LVPECL to LVTTL Translator

Datasheet Summary

Description

LVTTL translator.

Because LVPECL (Positive ECL) or LVDS levels are used only +3.3 V and ground are required.

Features

  • 1.4 ns Typical Propagation Delay.
  • Maximum Frequency = > 275 MHz Typical.
  • The 100 Series Contains Temperature Compensation.
  • Operating Range: VCC = 3.0 V to 3.6 V with GND = 0 V.
  • 24 mA TTL outputs.
  • Q Outputs Will Default LOW with Inputs Open or at VEE.
  • VBB Output.
  • These Devices are Pb-Free, Halogen Free and are RoHS Compliant www. onsemi. com 8 1 8 1 SOIC.
  • 8 NB TSSOP.
  • 8 DFN8 D SUFFIX DT SUFFIX MN SUFFIX C.

📥 Download Datasheet

Datasheet preview – MC100EPT26

Datasheet Details

Part number MC100EPT26
Manufacturer ON Semiconductor
File Size 149.99 KB
Description 1:2 Fanout Differential LVPECL to LVTTL Translator
Datasheet download datasheet MC100EPT26 Datasheet
Additional preview pages of the MC100EPT26 datasheet.

📁 Similar Datasheet

  • MC100EP111 - LOW-VOLTAGE 1:10 DIFFERENTIAL ECL/PECL CLOCK DRIVER (Motorola)
  • MC100EP221 - LOW-VOLTAGE 1:20 DIFFERENTIAL ECL/PECL CLOCK DRIVER (Motorola)
  • MC100EP223 - Low Voltage 1:22 Differential PECL/HSTL Clock Driver (Motorola Semiconductor)
  • MC100E016 - 8-Bit Synchronous Binary Up Counter (Motorola)
  • MC100E101 - Quad 4-Input OR/NOR Gate (Motorola)
  • MC100E104 - QUINT 2-INPUT AND/NAND GATE (Motorola)
  • MC100E107 - QUINT 2-INPUT XOR/XNOR GATE (Motorola)
  • MC100E111 - 1:9 DIFFERENTIAL CLOCK DRIVER (Motorola)
  • MC100E112 - QUAD DRIVER (Motorola)
  • MC100E116 - QUINT DIFFERENTIAL LINE RECEIVER (Motorola)
Other Datasheets by ON Semiconductor
  • MC100EPT20 - 3.3V LVTTL/LVCMOS to Differential LVPECL Translator
  • MC100EPT21 - 3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator
  • MC100EPT22 - 3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator
  • MC100EPT23 - Dual Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator
  • MC100EPT24 - LVTTL/LVCOMS to Differential LVECL Translator
  • MC100EPT25 - Differential LVECL/ECL to LVTTL Translator
  • MC100EPT622 - 3.3V LVTTL/LVCMOS to LVPECL Translator
  • MC100EP01 - 3.3V / 5V ECL 4-Input OR/NOR

Full PDF Text Transcription

Click to expand full text
MC100EPT26 3.3 V 1:2 Fanout Differential LVPECL/LVDS to LVTTL Translator Description The MC100EPT26 is a 1:2 Fanout Differential LVPECL/LVDS to LVTTL translator. Because LVPECL (Positive ECL) or LVDS levels are used only +3.3 V and ground are required. The small outline 8-lead package and the 1:2 fanout design of the EPT26 makes it ideal for applications which require the low skew duplication of a signal in a tightly packed PC board. The VBB output allows the EPT26 to be used in a Single-Ended input mode. In this mode the VBB output is tied to the D0 input for a non-inverting buffer or the D0 input for an inverting buffer. If used, the VBB pin should be bypassed to ground with > 0.01ĂmF capacitor.
Published: |