Datasheet4U Logo Datasheet4U.com

74ABT273A - Octal D-type flip-flop

General Description

The 74ABT273A has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs.

The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered.

Key Features

  • Eight edge-triggered D-type flip-flops.
  • Buffered common clock.
  • Buffered asynchronous Master Reset.
  • Power-up reset.
  • See 74ABT377 for clock enable version.
  • See 74ABT373 for transparent latch version.
  • See 74ABT374 for 3-State version.
  • ESD protection exceeds 2000 V per Mil Std 833 Method 3015 and 200 V per machine model.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74ABT273 Octal D-Type Flip-Flop Fairchild Semiconductor
74ABT20 Dual 4-input NAND gate nexperia
74ABT20D Dual 4-input NAND gate nexperia
74ABT20DB Dual 4-input NAND gate nexperia
74ABT20PW Dual 4-input NAND gate nexperia

Other Datasheets by NXP Semiconductors

Part Number Description
74ABT20 Dual 4-input NAND gate
74ABT2240 Octal inverting buffer
74ABT2241 Octal buffers
74ABT2244 Octal buffer/line driver
74ABT2245 Octal transceiver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS 74ABT273A Octal D-type flip-flop Product specification IC23 Data Handbook 1995 Sep 06 Philips Semiconductors Philips Semiconductors Product specification Octal D-type flip-flop 74ABT273A FEATURES • Eight edge-triggered D-type flip-flops • Buffered common clock • Buffered asynchronous Master Reset • Power-up reset • See 74ABT377 for clock enable version • See 74ABT373 for transparent latch version • See 74ABT374 for 3-State version • ESD protection exceeds 2000 V per Mil Std 833 Method 3015 and 200 V per machine model. DESCRIPTION The 74ABT273A has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.