Datasheet4U Logo Datasheet4U.com

74ABTH16823A - 18-bit bus interface D-type flip-flop

Download the 74ABTH16823A datasheet PDF. This datasheet also covers the 74ABTH variant, as both devices belong to the same 18-bit bus interface d-type flip-flop family and are provided as variant models within a single manufacturer datasheet.

General Description

The 74ABT16823A 18-bit bus interface register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data/address paths of buses carrying parity.

Key Features

  • Two sets of high speed parallel registers with positive edge-triggered D-type flip-flops.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (74ABTH-16823A.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
74ABTH162245A 16-bit bus transceiver nexperia
74ABT00 Quad 2-input NAND gate Philips
74ABT00 Quad 2-input NAND gate nexperia
74ABT04 Hex inverter Philips
74ABT04 Hex inverter nexperia

Other Datasheets by NXP Semiconductors

Part Number Description
74ABTH16821A 20-bit bus-interface D-type flip-flop
74ABTH16825A 18-bit buffer/line driver
74ABTH16827A 20-bit buffer/line driver
74ABTH16841A 20-bit bus interface latch
74ABTH16899 18-bit latched transceiver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS www.DataSheet4U.net 74ABT16823A 74ABTH16823A 18-bit bus interface D-type flip-flop with reset and enable (3-State) Product specification Supersedes data of 1995 Sep 28 IC23 Data Handbook 1998 Feb 27 Philips Semiconductors Philips Semiconductors Product specification 18-bit bus-interface D-type flip-flop with reset and enable (3-State) 74ABT16823A 74ABTH16823A FEATURES • Two sets of high speed parallel registers with positive edge-triggered D-type flip-flops DESCRIPTION The 74ABT16823A 18-bit bus interface register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data/address paths of buses carrying parity.