Download 74AHC373 Datasheet PDF
74AHC373 page 2
Page 2
74AHC373 page 3
Page 3

74AHC373 Description

The 74AHC/AHCT373 are high-speed Si-gate CMOS devices and are pin patible with Low power Schottky TTL (LSTTL). They are specified in pliance with JEDEC standard no. QUICK REFERENCE DATA Ground = 0.

74AHC373 Key Features

  • Balanced propagation delays
  • All inputs have Schmitt-trigger actions
  • Inputs accepts voltages higher than VCC
  • mon 3-state output enable input
  • Functionally identical to the ‘533’, ‘563’ and ‘573’
  • For AHC only: operates with CMOS input levels
  • For AHCT only: operates with TTL input levels