74AUP1G02 gate equivalent, low-power 2-input nor gate.
s Wide supply voltage range from 0.8 V to 3.6 V s High noise immunity s Complies with JEDEC standards: x JESD8-12 (0.8 V to 1.3 V) x JESD8-11 (0.9 V to 1.65 V) x JESD8-7 .
using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it i.
The 74AUP1G02 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the e.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 111.33KB)