Datasheet4U.com

74AUP2G02 - Low-power Dual 2-input NOR Gate

NXP

The 74AUP2G02 by NXP is a Low-power Dual 2-input NOR Gate. Below is the official datasheet preview.

📥 Download Datasheet

74AUP2G02 Low-power Dual 2-input NOR Gate by NXP - Datasheet Preview — Official preview page of the 74AUP2G02 Low-power Dual 2-input NOR Gate datasheet (NXP).

Datasheet Details

Part number	74AUP2G02
Manufacturer	NXP
File Size	173.07 KB
Description	Low-power Dual 2-input NOR Gate
Datasheet	74AUP2G02_PhilipsSemiconductors.pdf
Additional preview pages of the 74AUP2G02 datasheet.

74AUP2G02 Product details

Description

The 74AUP2G02 provides a dual 2-input NOR function.

Features

Wide supply voltage range from 0.8 V to 3.6 V.
High noise immunity.
Complies with JEDEC standards:.
JESD8-12 (0.8 V to 1.3 V).
JESD8-11 (0.9 V to 1.65 V).
JESD8-7 (1.2 V to 1.95 V).
JESD8-5 (1.8 V to 2.7 V).
JESD8-B (2.7 V to 3.6 V).
ESD protection:.
HBM JESD22-A114F Class 3A exceeds 5000 V.
MM JESD22-A115-A exceeds 200 V.
CDM JESD22-C101E exceeds 1000 V.
Low static power consumption; ICC = 0.9 A (maximum).
Latch-up performa.

📁 74AUP2G02 Similar Datasheet

74AUP2G00-Q100 - Low-power dual 2-input NAND gate (nexperia)
74AUP2G04-Q100 - Low-power dual inverter (nexperia)
74AUP2G06 - DUAL INVERTERS (Diodes)
74AUP2G0604 - Low-power inverting buffer (nexperia)
74AUP2G07 - Low-power dual buffer (NXP Semiconductors)
74AUP2G125 - DUAL 3-STATE BUFFER (Diodes)
74AUP2G126 - DUAL 3-STATE BUFFER (Diodes)
74AUP2G132 - Low-power dual 2-input NAND Schmitt trigger (nexperia)

Other Datasheets by NXP

74AUP2G00 - Low-power dual 2-input NAND gate
74AUP2G04 - Low-power dual inverter
74AUP2G08 - Low Power Dual 2-Input AND Gate
74AUP2G241 - Low-power Dual Buffer/line Driver
74AUP2G32 - Low-power Dual 2-input OR Gate
74AUP2G34 - Low-power dual buffer

Published: Aug 31, 2009 |