Datasheet4U.com

74AUP2G02 - Low-power dual 2-input NOR gate

Product Overview

nexperia

📥 Download Datasheet

74AUP2G02 Low-power dual 2-input NOR gate by nexperia - Datasheet Preview — Datasheet preview – 74AUP2G02

Datasheet Details

Part number	74AUP2G02
Manufacturer	nexperia
File Size	264.46 KB
Description	Low-power dual 2-input NOR gate
Datasheet	74AUP2G02 Datasheet
Additional preview pages of the 74AUP2G02 datasheet.

Product details

Description

The 74AUP2G02 is a dual 2-input NOR gate.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V.

Features

Wide supply voltage range from 0.8 V to 3.6 V.
High noise immunity.
Complies with JEDEC standards:.
JESD8-12 (0.8 V to 1.3 V).
JESD8-11 (0.9 V to 1.65 V).
JESD8-7 (1.2 V to 1.95 V).
JESD8-5 (1.8 V to 2.7 V).
JESD8-B (2.7 V to 3.6 V).
ESD protection:.
HBM JESD22-A114F Class 3A exceeds 5000 V.
MM JESD22-A115-A exceeds 200 V.
CDM JESD22-C101E exceeds 1000 V.
Low static power consump.

📁 Similar Datasheet

74AUP2G02 - DUAL NOR GATE (Diodes)
74AUP2G02 - Low-power Dual 2-input NOR Gate (NXP)
74AUP2G00 - Low-power dual 2-input NAND gate (NXP)
74AUP2G00 - DUAL NAND GATE (Diodes)
74AUP2G04 - Low-power dual inverter (NXP)
74AUP2G04 - DUAL INVERTERS (Diodes)
74AUP2G06 - DUAL INVERTERS (Diodes)
74AUP2G07 - Low-power dual buffer (NXP Semiconductors)

Other Datasheets by nexperia

74AUP2G00 - Low-power dual 2-input NAND gate
74AUP2G00-Q100 - Low-power dual 2-input NAND gate
74AUP2G04 - Low-power dual inverter
74AUP2G04-Q100 - Low-power dual inverter
74AUP2G06 - Low-power dual inverter
74AUP2G0604 - Low-power inverting buffer

Published: Jul 23, 2019 |