74HC165 - 8-bit parallel-in/serial out shift register
NXP Semiconductors
General Description
The 74HC165; 74HCT165 are high-speed Si-gate CMOS devices that comply with JEDEC standard no.
7A.
They are pin compatible with Low-power Schottky TTL (LSTTL).
Key Features
I Asynchronous 8-bit parallel load I Synchronous serial input I Complies with JEDEC standard no. 7A I ESD protection:
N HBM JESD22-A114E exceeds 2000 V N MM JESD22-A115-A exceeds 200 V I Specified from.
Full PDF Text Transcription for 74HC165 (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
74HC165. For precise diagrams, and layout, please refer to the original PDF.
74HC165; 74HCT165 8-bit parallel-in/serial out shift register Rev. 03 — 14 March 2008 Product data sheet 1. General description The 74HC165; 74HCT165 are high-speed Si-ga...
View more extracted text
heet 1. General description The 74HC165; 74HCT165 are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7A. They are pin compatible with Low-power Schottky TTL (LSTTL). The 74HC165; 74HCT165 are 8-bit parallel-load or serial-in shift registers with complementary serial outputs (Q7 and Q7) available from the last stage. When the parallel load (PL) input is LOW, parallel data from the D0 to D7 inputs are loaded into the register asynchronously. When PL is HIGH, data enters the register serially at the DS input and shifts one place to the right (Q0 → Q1 → Q2, etc.) with each positive-going clock transition.
74HC165 Datasheet
