74HCT11 Datasheet - NXP

Triple 3-input AND gate

* Complies with JEDEC standard no. 7A

* Input levels:

* For 74HC11: CMOS level

* For 74HCT11: TTL level

* ESD protection:

* HBM JESD22-A114F exceeds 2000 V

* MM JESD22-A115-A exceeds 200 V

* Multiple package options

* Specified from 40 C to +85 C and from 40 

74HCT11

135.54 KB

Triple 3-input and gate.

📁 Related Datasheet

74HCT10 Triple 3-input NAND gate (Philips)

74HCT10 Triple 3-input NAND gate (nexperia)

74HCT10-Q100 Triple 3-input NAND gate (nexperia)

74HCT107 Dual JK flip-flop (Philips)

74HCT107 Dual JK flip-flop (nexperia)

74HCT107-Q100 Dual JK flip-flop (nexperia)

74HCT107D Dual JK flip-flop (nexperia)

74HCT109 Dual JK flip-flop (nexperia)

74HCT109 Dual JK flip-flop (Philips)

74HCT109-Q100 Dual JK flip-flop (nexperia)

TAGS

74HCT11 Triple 3-input AND gate NXP

Image Gallery