Datasheet4U Logo Datasheet4U.com

MPC8560 - Integrated Communications Processor Reference Manual

Description

Reset, Clocking, and Initialization Part II e500 Core Complex and L2 Cache e500 Core Complex Overview e500 Register Summary L2 Look-Aside Cache/SRAM Part III Memory and I/O Interfaces e500 Coherency Module DDR Memory Controller Programmable Interrupt Controller I2C Interface Local B

Features

  • and Watchpoint Facility I 1 2 3 4 II 5 6 7 III 8 9 10 11 12 13 14 15 16 IV 17 18 19 I 1 2 3 4 II 5 6 7 III 8 9 10 11 12 13 14 15 16 IV 17 18 19 Part I.
  • Overview Overview Memory Map Signal.

📥 Download Datasheet

Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
MPC8560 PowerQUICC IIIā„¢ Integrated Communications Processor Reference Manual MPC8560RM Rev. 1 07/2004 How to Reach Us: USA/Europe/Locations Not Listed: Freescale Semiconductor Literature Distribution Center P.O. Box 5405, Denver, Colorado 80217 1-480-768-2130 (800) 521-6274 Japan: Freescale Semiconductor Japan Ltd. Technical Information Center 3-20-1, Minami-Azabu, Minato-ku Tokyo 106-8573, Japan 81-3-3440-3569 Asia/Pacific: Freescale Semiconductor Hong Kong Ltd. 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T. Hong Kong 852-26668334 Home Page: www.freescale.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products.
Published: |