PCA9516A Datasheet | NXP Semiconductors

5-channel I2C-bus hub Rev. 03 - 23 April 2009 Product data sheet 1. General description The PCA9516A is a CMOS integrated circuit intended for application in I2C-bus and SMBus systems. While retaining all the operating modes and Features of the I2C-bus system, it permits extension of the I2C-bus by buffering both the data (SDAn) and the clock (SCLn) lines, thus enabling five buses of 400 p F. The I2C-bus capacitance limit of 400 p F restricts the number of devices and bus length. Using the PCA9516A enables the system designer to divide the bus into five segments off of a hub where any segment-to-segment transition sees only one repeater delay. It can also be used to run different buses at 5 V and 3.3 V or 400 k Hz and 100 k Hz buses where the 100 k Hz bus is isolated when 400 k Hz operation of the other bus is required. Two or more PCA9516As cannot be put in series. The PCA9516A design does not allow this configuration. Since there is no direction pin, slightly different ‘legal’ low voltage levels are used to avoid lock-up conditions between the input and the output of each repeater in the hub. A ‘regular LOW’ applied at the input of a PCA9516A will be propagated as a ‘buffered LOW’ with a slightly higher value on all the enabled outputs. When this ‘buffered LOW’ is applied to another PCA9515A, PCA9516A, or PCA9518A in series, the second PCA9515A, PCA9516A, or PCA9518A will not recognize it as a ‘regular LOW’ and will not propagate it as a ‘buffered LOW’ again. The PCA9510A/9511A/9513A/9514A and PCA9512A cannot be used in series with the PCA9515A, PCA9516A, or PCA9518A, but can be used in series with themselves since they use shifting instead of static offsets to avoid lock-up conditions. 2. Features I 5 channel, bidirectional buffer I I2C-bus and SMBus patible I Active HIGH individual repeater enable input I Open-drain input/outputs I Lock-up free operation I Supports arbitration and clock stretching across the repeater I Acmodates Standard-mode and...