PCK2510S driver equivalent, 50-150 mhz 1:10 sdram clock driver.
* Phase-Locked Loop Clock distribution for PC100/PC133 SDRAM
applications
independent of the duty cycle at CLK. All outputs can be enabled or disabled via a single .
independent of the duty cycle at CLK. All outputs can be enabled or disabled via a single output enable input. When the.
Image gallery
Download