Datasheet4U Logo Datasheet4U.com

74LVC1G74 Datasheet Single D-type flip-flop

Manufacturer: NXP Semiconductors

Overview: 74LVC1G74 Rev. 05 — 9 August 2007 www.DataSheet4U.com Single D-type flip-flop with set and reset; positive edge trigger Product data sheet 1.

General Description

The 74LVC1G74 is a single positive edge triggered D-type flip-flop with individual data (D) inputs, clock (CP) inputs, set (SD) and (RD) inputs, and complementary Q and Q outputs.

This device is fully specified for partial power-down applications using IOFF.

The IOFF circuitry disables the output, preventing damaging backflow current through the device when it is powered down.

Key Features

  • s s s s Wide supply voltage range from 1.65 V to 5.5 V 5 V tolerant inputs for interfacing with 5 V logic High noise immunity Complies with JEDEC standard: x JESD8-7 (1.65 V to 1.95 V) x JESD8-5 (2.3 V to 2.7 V) x JESD8-B/JESD36 (2.7 V to 3.6 V) ±24 mA output drive (VCC = 3.0 V) ESD protection: x HBM EIA/JESD22-A114E exceeds 2000 V x MM EIA/JESD22-A115-A exceeds 200 V CMOS low power consumption Latch-up performance exceeds 250 mA Direct interface with TTL levels Inputs accept voltages up to 5 V.