Datasheet4U Logo Datasheet4U.com

DAC1008D650 - Dual 10-bit DAC

Datasheet Summary

Description

The DAC1008D650 is a high-speed 10-bit dual channel Digital-to-Analog Converter (DAC) with selectable 2×, 4× or 8× interpolating filters optimized for multi-carrier WCDMA transmitters.

Features

  • Dual 10-bit resolution.
  • 650 Msps maximum update rate.
  • Selectable 2×, 4× or 8× interpolation filters.
  • Input data rate up to 312.5 Msps.
  • Very low noise cap free integrated PLL.
  • 32-bit programmable NCO frequency.
  • Four JESD204A serial input lanes.
  • 1.8 V and 3.3 V power supplies.
  • LVDS compatible clock inputs.
  • IMD3: 76 dBc; fs = 640 Msps; fo = 140 MHz.
  • ACPR: 64 dBc; two carriers WCDMA; fs = 640 Msps; fo.

📥 Download Datasheet

Datasheet preview – DAC1008D650

Datasheet Details

Part number DAC1008D650
Manufacturer NXP Semiconductors
File Size 2.69 MB
Description Dual 10-bit DAC
Datasheet download datasheet DAC1008D650 Datasheet
Additional preview pages of the DAC1008D650 datasheet.

📁 Similar Datasheet

  • DAC1008D650 - Dual 10-bit DAC (IDT)
  • DAC1008D750 - Dual 10-bit DAC (IDT)
  • DAC1008 - P Compatible/ Double-Buffered D to A Converters (National Semiconductor)
  • DAC100 - 10-Bit Current Output D/A Converter (Analog Devices)
  • DAC1000 - DOUBLE-BUFFERED D-A CONVERTERS (National Semiconductor)
  • DAC1001 - DOUBLE-BUFFERED D-A CONVERTERS (National Semiconductor)
  • DAC1002 - DOUBLE-BUFFERED D-A CONVERTERS (National Semiconductor)
  • DAC1003D160 - Dual 10-bit DAC (IDT)
  • DAC1005D750 - Dual 10-bit DAC (IDT)
  • DAC1006 - P Compatible/ Double-Buffered D to A Converters (National Semiconductor)
Other Datasheets by NXP Semiconductors

Full PDF Text Transcription

Click to expand full text
DAC1008D650 Dual 10-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating with JESD204A interface Rev. 1 — 1 October 2010 Preliminary data sheet 1. General description The DAC1008D650 is a high-speed 10-bit dual channel Digital-to-Analog Converter (DAC) with selectable 2×, 4× or 8× interpolating filters optimized for multi-carrier WCDMA transmitters. Because of its digital on-chip modulation, the DAC1008D650 allows the complex pattern provided through lane 0, lane 1, lane 2 and lane 3, to be converted up from baseband to IF. The mixing frequency is adjusted via a Serial Peripheral Interface (SPI) with a 32-bit Numerically Controlled Oscillator (NCO) and the phase is controlled by a 16-bit register.
Published: |