Datasheet4U Logo Datasheet4U.com

LPC2129 - Single-chip 16/32-bit microcontrollers

This page provides the datasheet information for the LPC2129, a member of the LPC2109 Single-chip 16/32-bit microcontrollers family.

Description

The LPC2109/2119/2129 are based on a 16/32-bit ARM7TDMI-S CPU with real-time emulation and embedded trace support, together with 64/128/256 kB of embedded high-speed flash memory.

A 128-bit wide memory interface and a unique accelerator architecture enable 32-bit code execution at maximum clock rate.

Features

  • 2.1 Key features brought by LPC2109/2119/2129/01 devices I Fast GPIO ports enable port pin toggling up to 3.5 times faster than the original device. They also allow for a port pin to be read at any time regardless of its function. I Dedicated result registers for ADC(s) reduce interrupt overhead. The ADC pads are 5 V tolerant when configured for digital I/O function(s). I UART0/1 include fractional baud rate generator, auto-bauding capabilities and handshake flow-control fully implemented in hardw.

📥 Download Datasheet

Datasheet preview – LPC2129

Datasheet Details

Part number LPC2129
Manufacturer NXP Semiconductors
File Size 260.36 KB
Description Single-chip 16/32-bit microcontrollers
Datasheet download datasheet LPC2129 Datasheet
Additional preview pages of the LPC2129 datasheet.
Other Datasheets by NXP Semiconductors

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com LPC2109/2119/2129 Single-chip 16/32-bit microcontrollers; 64/128/256 kB ISP/IAP flash with 10-bit ADC and CAN Rev. 06 — 10 December 2007 Product data sheet 1. General description The LPC2109/2119/2129 are based on a 16/32-bit ARM7TDMI-S CPU with real-time emulation and embedded trace support, together with 64/128/256 kB of embedded high-speed flash memory. A 128-bit wide memory interface and a unique accelerator architecture enable 32-bit code execution at maximum clock rate. For critical code size applications, the alternative 16-bit Thumb mode reduces code by more than 30 % with minimal performance penalty.
Published: |