Datasheet4U Logo Datasheet4U.com

54F648 - Octal Transceiver/Register

Download the 54F648 datasheet PDF. This datasheet also covers the 54F646 variant, as both devices belong to the same octal transceiver/register family and are provided as variant models within a single manufacturer datasheet.

General Description

These devices consist of bus transceiver circuits with TRISTATE D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes

Key Features

  • Y Independent registers for A and B buses Y Multiplexed real-time and stored data Y ’F648 has inverting data paths Y ’F646 ’F646B have non-inverting data paths Y ’F646B is a faster version of the ’F646 Y TRI-STATE outputs Y 300 mil slim DIP Y Guaranteed 4000V minimum ESD protection Commercial 74F646SPC 74F646SC (Note 1) 74F646MSA (Note 1) 74F646BSPC 74F646BSC (Note 1) 74F648SPC 74F648SC (Note 1) Military 54F646DM (Note 2) 54F646FM (Note 2) 54F646LM (Note 2) 54F648SDM (Note 2) 54F648FM (Note 2).

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (54F646-NationalSemiconductor.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Obsolete 54F 74F646  74F646B  54F 74F648 Octal Transceiver Register with TRI-STATE Outputs December 1994 54F 74F646  74F646B  54F 74F648 Octal Transceiver Register with TRI-STATE Outputs General Description These devices consist of bus transceiver circuits with TRISTATE D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level Control G and direction pins are provided to control the transceiver function In the transceiver mode data present at the high impedance port may be stored in either the A or the B register or in both The select controls can multiplex stored and real-time (trans