900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




National Semiconductor Electronic Components Datasheet

54FCT377 Datasheet

Octal D-Type Flip-Flop

No Preview Available !

October 1999
54FCT377
Octal D-Type Flip-Flop with Clock Enable
General Description
The ’FCT377 has eight edge-triggered, D-type flip-flops with
individual D inputs and Q outputs. The common buffered
Clock (CP) input loads all flip-flops simultaneously, when the
Clock Enable (CE) is LOW.
The register is fully edge-triggered. The state of each D in-
put, one setup time before the LOW-to-HIGH clock transi-
tion, is transferred to the corresponding flip-flop’s Q output.
The CE input must be stable only one setup time prior to the
LOW-to-HIGH clock transition for predictable operation.
Features
n Clock enable for address and data synchronization
applications
n Eight edge-triggered D flip-flops
n Buffered common clock
n See ’FCT273 for master reset version
n See ’FCT373 for transparent latch version
n See ’FCT374 for TRI-STATE® version
n TTL input and output level compatible
n CMOS power consumption
n Output sink capability of 32 mA, source capability of
12 mA
n Standard Microcircuit Drawing (SMD) 5962-8762701
Ordering Code
Military
54FCT377DMQB
54FCT377FMQB
54FCT377LMQB
Connection Diagram
Package
Number
J20A
W20A
E20A
Pin Assignment for
DIP and Cerpack
Package Description
20-Lead Ceramic Dual-In-Line
20-Lead Cerpack
20-Lead Ceramic Leadless Chip Carrier, Type C
Pin Assignment for LCC
DS100952-1
DS100952-11
Pin
Names
D0– D7
CE
CP
Q0– Q7
Description
Data Inputs
Clock Enable (Active LOW)
Clock Pulse Input
Data Outputs
TRI-STATE® is a registered trademark of National Semiconductor Corporation.
© 1999 National Semiconductor Corporation DS100952
www.national.com


National Semiconductor Electronic Components Datasheet

54FCT377 Datasheet

Octal D-Type Flip-Flop

No Preview Available !

Truth Table
Logic Diagram
Mode Select-Function Table
Operating Mode
Load “1”
Inputs
CP CE Dn
Ih
Output
Qn
H
Load “0”
II
L
Hold
h X No Change
(Do Nothing)
X H X No Change
H = HIGH Voltage Level
h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition
L = LOW Voltage Level
I = LOW Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition
X = Immaterial
= LOW-to-HIGH Clock Transition
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
DS100952-3
www.national.com
2


Part Number 54FCT377
Description Octal D-Type Flip-Flop
Maker National Semiconductor
Total Page 8 Pages
PDF Download

54FCT377 Datasheet PDF

View PDF for Mobile








Similar Datasheet

1 54FCT374 Octal D-Type Flip-Flop
National Semiconductor
2 54FCT377 Octal D-Type Flip-Flop
National Semiconductor





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy