54FCT377 flip-flop equivalent, octal d-type flip-flop.
n Clock enable for address and data synchronization applications
n Eight edge-triggered D flip-flops n Buffered common clock n See ’FCT273 for master reset version n See .
n Eight edge-triggered D flip-flops n Buffered common clock n See ’FCT273 for master reset version n See ’FCT373 for tra.
The ’FCT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW.
The register is fully edge-triggered. The sta.
Image gallery
TAGS
Download (Size : 148.26KB)