This device contains four independent gates each of which performs the logic NAND function
Connection Diagram
Dual-In-Line Package
Function Table
Y e AB Inputs A L L H H B L H L H Output Y H H H L
H e High Logic Level L e Low Logic Level
TL F 665.
Image gallery
TAGS
Manufacturer
Related datasheet
