Datasheet4U Logo Datasheet4U.com

54LS169 - Synchronous 4-Bit Up/Down Binary Counter

Datasheet Summary

Description

This synchronous presettable counter

Features

  • an internal carry look-ahead for cascading in high-speed counting.

📥 Download Datasheet

Datasheet preview – 54LS169

Datasheet Details

Part number 54LS169
Manufacturer National Semiconductor
File Size 156.76 KB
Description Synchronous 4-Bit Up/Down Binary Counter
Datasheet download datasheet 54LS169 Datasheet
Additional preview pages of the 54LS169 datasheet.

📁 Similar Datasheet

  • 54LS160A - BCD DECADE COUNTERS / 4-BIT BINARY COUNTERS (Motorola)
  • 54LS161A - BCD DECADE COUNTERS / 4-BIT BINARY COUNTERS (Motorola)
  • 54LS162A - BCD DECADE COUNTERS / 4-BIT BINARY COUNTERS (Motorola)
  • 54LS163A - BCD DECADE COUNTERS / 4-BIT BINARY COUNTERS (Motorola)
  • 54LS164 - 8-Bit Parallel-Out Serial Shift Registers (Raytheon)
  • 54LS164 - 8-Bit Parallel-Out Serial Shift Registers (Motorola)
  • 54LS164 - 8-Bit Parallel-Out Serial Shift Registers (Signetics)
  • 54LS164 - 8-Bit Parallel-Out Shift Register Register (Texas Instruments)
  • 54LS168A - BCD DECADE/MODULO 16 BINARY SYNCHRONOUS BI-DIRECTIONAL COUNTERS (ETC)
  • 54LS109A - Dual J-K Positive-Edge-Triggered Flip-Flops (Texas Instruments)
Other Datasheets by National Semiconductor
  • 54LS164 - 8-Bit Parallel-Out Serial Shift Registers
  • 54LS10 - Triple 3-Input NAND Gates
  • 54LS109 - Dual Positive-Edge-Triggered J-K Flip-Flops
  • 54LS11 - Triple 3-Input AND Gates
  • 54LS114 - Dual JK Flip-Flop
  • 54LS13 - DUAL 4-INPUT SCHMITT TRIGGER
  • 54LS133 - 13-INPUT NAND GATE
  • 54LS136 - QUAD 2-INPUT EXCLUSIVE-OR GATE

Full PDF Text Transcription

Click to expand full text
54LS169 DM54LS169A DM74LS169A Synchronous 4-Bit Up Down Binary Counter June 1989 54LS169 DM54LS169A DM74LS169A Synchronous 4-Bit Up Down Binary Counter General Description This synchronous presettable counter features an internal carry look-ahead for cascading in high-speed counting applications Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs all change at the same time when so instructed by the countenable inputs and internal gating This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple clock) counters A buffered clock input triggers the four master-slave flip-flops on the rising edge of the clock waveform This counter is fully programmable that is the outputs may eac
Published: |