Datasheet4U Logo Datasheet4U.com

74283 - 4-Bit Binary Adders

General Description

These full adders perform the addition of two 4-bit binary numbers The sum (R) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit These adders feature full internal look ahead across all four bits This provides the system designer with partial lookahead pe

Key Features

  • Y Y Y Y Y Full-carry look-ahead across the four bits Systems achieve partial look-ahead performance with the economy of ripple carry Typical add times Two 8-bit words 25 ns Two 16-bit words 45 ns Typical power dissipation per 4-bit adder 95 mW Alternate Military Aerospace device (54LS283) is available Contact a National Semiconductor Sales Office Distributor for specifications Connection Diagram Dual-In-Line Package TL F 6421.
  • 1 Order Number 54LS283DMQB 54LS283FMQB 54LS283LMQB DM5.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74283 4-Bit Binary Adder Fairchild Semiconductor
74284 4-bit parallel binary multiplier San Mao
7420 Dual 4-Input NAND Gates Fairchild Semiconductor
7420 Dual 4-Input Positive NAND Gate NTE
7421 Dual 4-Input Positive AND Gate Fairchild Semiconductor

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
74247 BCD to 7-Segment Decoder/Driver
74260 Dual 5-Input NOR Gate
74273 8-Bit Register

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
54LS283 DM54LS283 DM74LS283 4-Bit Binary Adders with Fast Carry June 1989 54LS283 DM54LS283 DM74LS283 4-Bit Binary Adders with Fast Carry General Description These full adders perform the addition of two 4-bit binary numbers The sum (R) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit These adders feature full internal look ahead across all four bits This provides the system designer with partial lookahead performance at the economy and reduced package count of a ripple-carry implementation The adder logic including the carry is implemented in its true form meaning that the end-around carry can be accomplished without the need for logic or level inversion Features Y Y Y Y Y Full-carry look-ahead across the four bits Systems achieve partia