74C2526 driver equivalent, 1-to-8 minimum skew clock driver.
Y Y Y Y Y Y Y Y
Y
These CGS devices implement National’s FACTTM family Ideal for signal generation and clock distribution Guaranteed pin to pin and part to part skew Mu.
The ’2525 is designed to distribute a single clock to eight separate receivers with low skew across all outputs during b.
On the multiplexed clock device the SEL pin is used to determine which CLKn input will have an active effect on the outputs of the circuit When SEL e 1 the CLK1 input is selected and when SEL e 0 the CLK0 input is selected The non-selected CLKn input.
Image gallery
TAGS
Download (Size : 170.20KB)