Datasheet4U Logo Datasheet4U.com

DM54LS132 - NAND Gates

Description

This device contains four independent gates each of which performs the logic NAND function Each input has hysteresis which increases the noise immunity and transforms a slowly changing input signal to a fast changing jitter free output Connection Diagram Dual-In-Line Package June 1989 TL F 6389

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM54LS132 DM74LS132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs DM54LS132 DM74LS132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs General Description This device contains four independent gates each of which performs the logic NAND function Each input has hysteresis which increases the noise immunity and transforms a slowly changing input signal to a fast changing jitter free output Connection Diagram Dual-In-Line Package June 1989 TL F 6389 – 1 Order Number DM54LS132J DM54LS132W DM74LS132M or DM74LS132N See NS Package Number J14A M14A N14A or W14B Function Table Y e AB Inputs Output A B Y L L H L H H H L H H H L H e High Logic Level L e Low Logic Level C1995 National Semiconductor Corporation TL F 6389 www.DataSheet4U.
Published: |