* Y VCC (Max) b VOL RMIN e IOL b N3 (IIL) Where N1 (IOH) e total maximum output high current for all outputs tied to pull-up resistor N2 (IIH) e total maximum input high current for all inputs tied to pull-up resistor N3 (IIL) e total maximum input low current for all inputs tied to pull-up resistor
DM74LS03 Datasheet (127.11 KB)
DM74LS03
National Semiconductor
127.11 KB
Quad 2-input nand gates.
54LS03 DM54LS03 DM74LS03 Quad 2-Input NAND Gates with Open-Collector Outputs June 1989 54LS03 DM54LS03 DM74LS03 Quad 2-Input NAND Gates with Open-Co.
📁 Related Datasheet
DM74LS00 Quad 2-Input NAND Gate (Fairchild Semiconductor)
DM74LS00 Quad 2-Input NAND Gates (National Semiconductor)
DM74LS02 Quad 2-Input NOR Gate (Fairchild Semiconductor)
DM74LS02 Quad 2-Input NOR Gates (National Semiconductor)
DM74LS03 Quad 2-Input NAND Gates (Fairchild Semiconductor)
DM74LS04 Hex Inverting Gates (Fairchild Semiconductor)
DM74LS04 Hex Inverting Gates (National Semiconductor)
DM74LS05 Hex Inverters (Fairchild Semiconductor)
DM74LS08 Quad 2-Input AND Gates (Fairchild Semiconductor)
DM74LS08 Quad 2-Input AND Gates (National Semiconductor)
