DM74LS112A Datasheet (138.17 KB)
DM74LS112A
National Semiconductor
138.17 KB
Negative-edge-trigered master-slave j-k flip-flops.
www.datasheet4u.com www.datasheet4u.com www.datasheet4u.com .
📁 Related Datasheet
DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop (Fairchild Semiconductor)
DM74LS11 Triple 3-Input AND Gate (Fairchild Semiconductor)
DM74LS11 Triple 3-Input AND Gates (National Semiconductor)
DM74LS10 Triple 3-Input NAND Gate (Fairchild Semiconductor)
DM74LS10 Triple 3-Input NAND Gates (National Semiconductor)
DM74LS107A Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops (National Semiconductor)
DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flop (Fairchild Semiconductor)
DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops (National Semiconductor)
DM74LS123 Dual Retriggerable One-Shot (Fairchild Semiconductor)
DM74LS125A Quad 3-STATE Buffer (Fairchild Semiconductor)
TAGS
Image Gallery
