Datasheet4U Logo Datasheet4U.com

DM74LS166 - 8-Bit Parallel-In/Serial-Out Shift Registers

Description

These parallel-in or serial-in serial-out shift registers feature gated clock inputs and an overriding clear input All inputs are buffered to lower the drive requirements to one normalized load and input clamping diodes minimize switching transients to simplify system design The load mode is establi

📥 Download Datasheet

Datasheet preview – DM74LS166

📁 Similar Datasheet

  • DM74LS166 - 8-Bit Parallel-In/Serial-Out Shift Register (Fairchild Semiconductor)
  • DM74LS161A - Synchronous 4-Bit Binary Counters (Fairchild Semiconductor)
  • DM74LS163A - Synchronous 4-Bit Binary Counters (Fairchild Semiconductor)
  • DM74LS164 - 8-Bit Serial In/Parallel Out Shift Register (Fairchild Semiconductor)
  • DM74LS165 - 8-Bit Parallel In/Serial Output Shift Registers (Fairchild Semiconductor)
  • DM74LS169A - Synchronous 4-Bit Up/Down Binary Counter (Fairchild Semiconductor)
  • DM74LS10 - Triple 3-Input NAND Gate (Fairchild Semiconductor)
  • DM74LS109A - Dual Positive-Edge-Triggered J-K Flip-Flop (Fairchild Semiconductor)
  • DM74LS11 - Triple 3-Input AND Gate (Fairchild Semiconductor)
  • DM74LS112A - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop (Fairchild Semiconductor)
Other Datasheets by National Semiconductor
  • DM74LS161A - Synchronous 4-Bit Binary Counters
  • DM74LS163A - Synchronous 4-Bit Binary Counters
  • DM74LS164 - 8-Bit Serial In/Parallel Out Shift Registers
  • DM74LS169A - Synchronous 4-Bit Up/Down Binary Counter
  • DM74LS10 - Triple 3-Input NAND Gates
  • DM74LS107A - Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops
  • DM74LS109A - Dual Positive-Edge-Triggered J-K Flip-Flops
  • DM74LS11 - Triple 3-Input AND Gates

Full PDF Text Transcription

Click to expand full text
DM74LS166 8-Bit Parallel-In Serial-Out Shift Registers May 1989 DM74LS166 8-Bit Parallel-In Serial-Out Shift Registers General Description These parallel-in or serial-in serial-out shift registers feature gated clock inputs and an overriding clear input All inputs are buffered to lower the drive requirements to one normalized load and input clamping diodes minimize switching transients to simplify system design The load mode is established by the shift load input When high this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse When low the parallel (broadside) data inputs are enabled and synchronous loading occurs on the next clock pulse During parallel loading serial data flow is inhibited Clocking is accomplished on the low
Published: |