Datasheet4U Logo Datasheet4U.com

DM8836 - quad NOR unified bus receiver

Description

The DM7836/DM8836 are quad 2-lnput receivers designed for use In bus organized data transmission systems interconnected by terminated 120Q impedance lines_ The external termination IS intended to be 180Q reSIStor from the bus to the +5V logic supply together with a 390Q resistor from the bus to grou

Features

  • Plug-i n replacement for SP380 gate.
  • Low I n put current with normal Vee or Vee = OV (15 pA typ).
  • Built-in input hysteresIs (1 V typ).
  • High nOise Immunity (2V typ).
  • Temp.

📥 Download Datasheet

Datasheet preview – DM8836

📁 Similar Datasheet

  • DM8830 - Dual Differential Line Driver (AMD)
  • DM8831 - (DM8831 / DM8832) 30State Line Driver (AMD)
  • DM8832 - (DM8831 / DM8832) 30State Line Driver (AMD)
  • DM8806 - 6-Port 10/100Mb Fast Ethernet Smart Switch (DAVICOM)
  • DM8806I - 6-Port 10/100Mb Fast Ethernet Smart Switch (DAVICOM)
  • DM8820HR - Versatile High Speed Digital I/O (RTD)
  • DM8108 - 8 port 10/100M Fast Ethernet Switching Controller (Davicom)
  • DM81LS95A - (DM81LS95A - DM81LS97A) 3-STATE Octal Buffer (Fairchild Semiconductor)
  • DM81LS96A - (DM81LS95A - DM81LS97A) 3-STATE Octal Buffer (Fairchild Semiconductor)
  • DM81LS97A - (DM81LS95A - DM81LS97A) 3-STATE Octal Buffer (Fairchild Semiconductor)
Other Datasheets by National Semiconductor
  • DM8830 - dual differential line driver
  • DM8831 - Line Driver
  • DM8832 - Line Driver
  • DM8833 - quad TRI-STATE transceivers
  • DM8834 - quad TRI-STATE transceivers
  • DM8835 - quad TRI-STATE transceivers
  • DM8837 - hex unified bus receiver
  • DM8838 - quad TRI-STATE transceivers

Full PDF Text Transcription

Click to expand full text
Line Drivers/Receivers DM7836/DM8836 quad NOR unified bus receiver general description The DM7836/DM8836 are quad 2-lnput receivers designed for use In bus organized data transmission systems interconnected by terminated 120Q impedance lines_ The external termination IS intended to be 180Q reSIStor from the bus to the +5V logic supply together with a 390Q resistor from the bus to ground_ The design employs a built-in input hysteresIs providing substantial noise Immunity. Low Input current allows up to 27 drlver/ receiver pairs to utilize a common bus. This receiver has been specifically configured to replace the SP380 gate pln-for-pln to provide the distinct advantages of the DM7837 receiver design in eXistIng systems.
Published: |