Datasheet4U Logo Datasheet4U.com

DM8838 - quad TRI-STATE transceivers

Description

~

Features

  • The DM7838/DM8838 are quad high speed drivers!' receivers designed for use in bus organized datatransmission systems interconnected by termi.
  • nated 120n Impedance lines. The external termi.
  • nation is intended to be a 180n resistor from the bus to the +5V logic supply together with a 390n resistor from the bus to ground. The bus can be terminated at one or both ends. Low bus pin cur.
  • rent allows up to 27 driver/receiver pairs to utilize a common bus. The bus loading is unchanged whe.

📥 Download Datasheet

Datasheet preview – DM8838

📁 Similar Datasheet

  • DM8830 - Dual Differential Line Driver (AMD)
  • DM8831 - (DM8831 / DM8832) 30State Line Driver (AMD)
  • DM8832 - (DM8831 / DM8832) 30State Line Driver (AMD)
  • DM8806 - 6-Port 10/100Mb Fast Ethernet Smart Switch (DAVICOM)
  • DM8806I - 6-Port 10/100Mb Fast Ethernet Smart Switch (DAVICOM)
  • DM8820HR - Versatile High Speed Digital I/O (RTD)
  • DM8108 - 8 port 10/100M Fast Ethernet Switching Controller (Davicom)
  • DM81LS95A - (DM81LS95A - DM81LS97A) 3-STATE Octal Buffer (Fairchild Semiconductor)
  • DM81LS96A - (DM81LS95A - DM81LS97A) 3-STATE Octal Buffer (Fairchild Semiconductor)
  • DM81LS97A - (DM81LS95A - DM81LS97A) 3-STATE Octal Buffer (Fairchild Semiconductor)
Other Datasheets by National Semiconductor
  • DM8830 - dual differential line driver
  • DM8831 - Line Driver
  • DM8832 - Line Driver
  • DM8833 - quad TRI-STATE transceivers
  • DM8834 - quad TRI-STATE transceivers
  • DM8835 - quad TRI-STATE transceivers
  • DM8836 - quad NOR unified bus receiver
  • DM8837 - hex unified bus receiver

Full PDF Text Transcription

Click to expand full text
Line Drivers IReceivers DM7838/DM8838 quad unified"bus transceiver general description ~·features The DM7838/DM8838 are quad high speed drivers!' receivers designed for use in bus organized datatransmission systems interconnected by termi· nated 120n Impedance lines. The external termi· nation is intended to be a 180n resistor from the bus to the +5V logic supply together with a 390n resistor from the bus to ground. The bus can be terminated at one or both ends. Low bus pin cur· rent allows up to 27 driver/receiver pairs to utilize a common bus. The bus loading is unchanged when Vee = OV. The receivers Incorporate hystere· SIS to greatly enhance bus nOise immunity. One two·lnput NOR gate is included tq disable all drivers In a package simultaneously.
Published: |