Datasheet4U Logo Datasheet4U.com

DS99R101 - (DS99R101 / DS99R102) 3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer

Description

The DS99R101/DS99R102 Chipset translates a 24-bit parallel bus into a fully transparent data/control LVDS serial stream with embedded clock information.

Features

  • es.
  • 3 MHz.
  • 40 MHz clock embedded and DC-Balancing 24:1 and 1:24 data transmissions Transmitter and Receiver.
  • User selectable clock edge for parallel data on both coupling interface with no external coding required Individual power-down controls for both Transmitter and Receiver Embedded clock CDR (clock and data recovery) on Receiver and no external source of reference clock needed All codes RDL (random data lock) to support livepluggable.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DS99R101 3-40MHz DC-Balanced 24-Bit LVDS Serializer / Deserializer Texas Instruments
DS99R102 3-40MHz DC-Balanced 24-Bit LVDS Serializer / Deserializer Texas Instruments
DS99R103 3-40MHz DC-Balanced 24-Bit LVDS Serializer / Deserializer Texas Instruments
DS99R104 3-40MHz DC-Balanced 24-Bit LVDS Serializer / Deserializer Texas Instruments
DS99R105 3-40MHz DC-Balanced 24-Bit LVDS Serializer / Deserializer Texas Instruments

Other Datasheets by National Semiconductor (Texas Instruments)

Part Number Description
DS99R102 (DS99R101 / DS99R102) 3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
DS99R103 (DS99R103 / DS99R104) DC-Balanced 24-Bit LVDS Serializer and Deserializer
DS99R104 (DS99R103 / DS99R104) DC-Balanced 24-Bit LVDS Serializer and Deserializer
DS99R105 (DS99R105 / DS99R106) 3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
DS99R106 (DS99R105 / DS99R106) 3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer

Full PDF Text Transcription

Click to expand full text
DS99R101/DS99R102 3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer October 2007 www.DataSheet4U.com DS99R101/DS99R102 3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer General Description The DS99R101/DS99R102 Chipset translates a 24-bit parallel bus into a fully transparent data/control LVDS serial stream with embedded clock information. This single serial stream simplifies transferring a 24-bit bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. It saves system cost by narrowing data paths that in turn reduce PCB layers, cable width, and connector size and pins. The DS99R101/DS99R102 incorporates LVDS signaling on the high-speed I/O.
Published: |