Datasheet4U Logo Datasheet4U.com

MM74C48 - BCD-to-7 Segment Decoder

Description

The MM54C48 MM74C48 BCD-to-7 segment decoder is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors Seven NAND gates and one driver are connected in pairs to make binary-coded decimal (BCD) data and its complement available to the seven

Features

  • Y Wide supply voltage range 3 0V to 15V Y Guaranteed noise margin 1 0V Y High noise immunity Y Low power 0 45 VCC (typ ) fan out of 2 TTL compatibility driving 74L Y High current sourcing output (up to 50 mA) Y Ripple blanking for leading or trailing zeros (optional) Y Lamp test provision Connection Diagram Dual-In-Line Package Top View Order Number MM54C48 or MM74C48 TL F 5883.
  • 1 Segment Identifi.

📥 Download Datasheet

📁 Similar Datasheet

  • MM74C48 - BCD-to-7 Segment Decoder (Fairchild)
  • MM74C42 - BCD-to-Decimal Decoder (Fairchild)
  • MM74C00 - Quad 2-Input NAND Gate . Quad 2-Input NOR Gate . Hex Inverter (Fairchild)
  • MM74C00 - Quad 2-Input NAND Gate / Quad 2-Input NOR Gate / Hex Inverter / Triple 3-Input NAND Gate / Dual 4-Input NAND Gate (National)
  • MM74C02 - Quad 2-Input NAND Gate / Quad 2-Input NOR Gate / Hex Inverter / Triple 3-Input NAND Gate / Dual 4-Input NAND Gate (National)
  • MM74C02 - Quad 2-Input NAND Gate . Quad 2-Input NOR Gate . Hex Inverter (Fairchild)
  • MM74C04 - Quad 2-Input NAND Gate / Quad 2-Input NOR Gate / Hex Inverter / Triple 3-Input NAND Gate / Dual 4-Input NAND Gate (National)
  • MM74C04 - Quad 2-Input NAND Gate . Quad 2-Input NOR Gate . Hex Inverter (Fairchild)
  • MM74C08 - Quad 2-Input AND Gate (Fairchild)
  • MM74C08 - Quad 2-Input AND Gate (National)
Other Datasheets by National Semiconductor
  • MM74C42 - BCD-to-Decimal Decoder
  • MM74C150 - 16-Line to 1-Line Multiplexer
  • MM74C160 - Decade Counter with Asynchronous Clear
  • MM74C161 - (MM74C160 - MM74C163) Decade Counter with Asynchronous Clear
  • MM74C162 - (MM74C160 - MM74C163) Decade Counter with Asynchronous Clear
  • MM74C163 - (MM74C160 - MM74C163) Decade Counter with Asynchronous Clear
  • MM74C165 - Parallel-Load 8-Bit Shift Register
  • MM74C173 - TRI-STATE Quad D Flip-Flop

Full PDF Text Transcription

Click to expand full text
MM54C48 MM74C48 BCD-to-7 Segment Decoder March 1988 MM54C48 MM74C48 BCD-to-7 Segment Decoder General Description The MM54C48 MM74C48 BCD-to-7 segment decoder is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors Seven NAND gates and one driver are connected in pairs to make binary-coded decimal (BCD) data and its complement available to the seven decoding AND-OR-INVERT gates The remaining NAND gate and three input buffers provide test-blanking input ripple-blanking output and ripple-blanking inputs Features Y Wide supply voltage range 3 0V to 15V Y Guaranteed noise margin 1 0V Y High noise immunity Y Low power 0 45 VCC (typ ) fan out of 2 TTL compatibility driving 74L Y High current sourcing output (up to 50 mA)
Published: |