Datasheet4U Logo Datasheet4U.com

MSM56V16800D - 2-Bank x 1048576-Word x 8-Bit SYNCHRONOUS DYNAMIC RAM

Description

The MSM56V16800D/DH is a 2-bank 1,048,576-word

8-bit synchronous dynamic RAM, fabricated in Oki's CMOS silicon-gate process technology.

The device operates at 3.3 V.

The inputs and outputs are LVTTL compatible.

Features

  • Silicon gate, quadruple polysilicon CMOS, 1-transistor memory cell 2-bank.
  • 1,048,576-word.
  • 8-bit configuration 3.3 V power supply, ± 0.3 V tolerance Input : LVTTL compatible Output : LVTTL compatible Refresh : 4096 cycles/64 ms Programmable data transfer mode.
  • CAS latency (1, 2, 3).
  • CAS latency (2, 3).
  • 1.
  • Burst length (1, 2, 4, 8, full page).
  • Burst length (1, 2, 4, 8).
  • 1.

📥 Download Datasheet

Datasheet preview – MSM56V16800D

Datasheet Details

Part number MSM56V16800D
Manufacturer OKI Electric
File Size 340.16 KB
Description 2-Bank x 1048576-Word x 8-Bit SYNCHRONOUS DYNAMIC RAM
Datasheet download datasheet MSM56V16800D Datasheet
Additional preview pages of the MSM56V16800D datasheet.

📁 Similar Datasheet

Other Datasheets by OKI electronic componets
  • MSM56V16800DH - 2-Bank x 1048576-Word x 8-Bit SYNCHRONOUS DYNAMIC RAM
  • MSM56V16800E - 2-Bank x 1048576-Word x 8-Bit SYNCHRONOUS DYNAMIC RAM
  • MSM56V16800F - 2-Bank x 1048576 Word x 8 Bit SYNCHRONOUS DYNAMIC RAM
  • MSM56V16160D - 2-Bank x 524288-Word x 16-Bit SYNCHRONOUS DYNAMIC RAM
  • MSM56V16160DH - 2-Bank x 524288-Word x 16-Bit SYNCHRONOUS DYNAMIC RAM
  • MSM56V16160F - 2-Bank x 524288 Word x 16 Bit SYNCHRONOUS DYNAMIC RAM
  • MSM5052 - Built-in Temperature Circuit and LCD Driver 4-Bit Microcontroller
  • MSM511000C - DRAM / FAST PAGE MODE TYPE

Full PDF Text Transcription

Click to expand full text
E2G1047-18-25 ¡ Semiconductor MSM56V16800D/DH ¡ Semiconductor ThisMSM56V16800D/DH version: Mar. 1998 Pr el im in ar y 2-Bank ¥ 1,048,576-Word ¥ 8-Bit SYNCHRONOUS DYNAMIC RAM DESCRIPTION The MSM56V16800D/DH is a 2-bank ¥ 1,048,576-word ¥ 8-bit synchronous dynamic RAM, fabricated in Oki's CMOS silicon-gate process technology. The device operates at 3.3 V. The inputs and outputs are LVTTL compatible. FEATURES • • • • • • • Silicon gate, quadruple polysilicon CMOS, 1-transistor memory cell 2-bank ¥ 1,048,576-word ¥ 8-bit configuration 3.3 V power supply, ± 0.
Published: |