Datasheet4U Logo Datasheet4U.com

74HC273A - Octal D Flip-Flop

Key Features

  • Output Drive Capability: 10 LSTTL Loads.
  • Outputs Directly Interface to CMOS, NMOS and TTL.
  • Operating Voltage Range: 2.0 to 6.0 V.
  • Low Input Current: 1.0 mA.
  • High Noise Immunity Characteristic of CMOS Devices.
  • In Compliance with the Requirements Defined by JEDEC Standard No. 7 A.
  • Chip Complexity: 264 FETs or 66 Equivalent Gates.
  • NLV Prefix for Automotive and Other.

📥 Download Datasheet

Datasheet Details

Part number 74HC273A
Manufacturer onsemi
File Size 91.06 KB
Description Octal D Flip-Flop
Datasheet download datasheet 74HC273A Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HC273 Octal D-Type Flip-Flops Texas Instruments
74HC273 Octal D-type flip-flop NXP
74HC273 Octal D-type flip-flop nexperia
74HC273-Q100 Octal D-type flip-flop NXP
74HC273-Q100 Octal D-type flip-flop nexperia

Other Datasheets by onsemi

Part Number Description
74HC245 Octal 3-State Noninverting Bus Transceiver
74HC08 Quad 2-Input AND Gate
74HC14 Hex Schmitt-Trigger Inverter
74HC14A Hex Schmitt-Trigger Inverter
74HC153A Dual 4-Input Data Selector/Multiplexer
74HC374 Octal 3-State Non-Inverting D Flip-Flop
74HC393 Dual 4-Stage Binary Ripple Counter
74HC541A Octal 3-State Non-Inverting Buffer/Line Driver/Line Receiver
74HC573A Octal 3-State Noninverting Transparent Latch
74HC574 Octal 3-State Noninverting D Flip-Flop

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MC74HC273A Octal D Flip-Flop with Common Clock and Reset High−Performance Silicon−Gate CMOS The MC74HC273A is identical in pinout to the LS273. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. This device consists of eight D flip−flops with common Clock and Reset inputs. Each flip−flop is loaded with a low−to−high transition of the Clock input. Reset is asynchronous and active low. Features • Output Drive Capability: 10 LSTTL Loads • Outputs Directly Interface to CMOS, NMOS and TTL • Operating Voltage Range: 2.0 to 6.0 V • Low Input Current: 1.0 mA • High Noise Immunity Characteristic of CMOS Devices • In Compliance with the Requirements Defined by JEDEC Standard No.