MC100EL34 chip equivalent, clock generation chip.
* 50 ps Output-to-Output Skew
* Synchronous Enable/Disable
* Master Reset for Synchronization
* PECL Mode Operating Range:
* VCC = 4.2 V to 5.7 V with.
The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The .
Image gallery