Datasheet4U Logo Datasheet4U.com

MC100EP52 - 3.3V / 5V ECL Differential Data and Clock D Flip-Flop

Description

flip-flop.

The device is pin and functionally equivalent to the EL52 device.

flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition

Features

  • 330 ps Typical Propagation Delay.
  • Maximum Frequency = u 4 GHz Typical.
  • PECL Mode: VCC = 3.0 V to 5.5 V with VEE = 0 V.
  • NECL Mode: VCC = 0 V with VEE =.
  • 3.0 V to.
  • 5.5 V.
  • Open Input Default State.
  • Safety Clamp on Inputs.
  • Q Output Will Default LOW with Inp.

📥 Download Datasheet

Datasheet Details

Part number MC100EP52
Manufacturer onsemi
File Size 172.90 KB
Description 3.3V / 5V ECL Differential Data and Clock D Flip-Flop
Datasheet download datasheet MC100EP52 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MC100EP111 LOW-VOLTAGE 1:10 DIFFERENTIAL ECL/PECL CLOCK DRIVER Motorola
MC100EP221 LOW-VOLTAGE 1:20 DIFFERENTIAL ECL/PECL CLOCK DRIVER Motorola
MC100EP223 Low Voltage 1:22 Differential PECL/HSTL Clock Driver Motorola Semiconductor
MC100E016 8-Bit Synchronous Binary Up Counter Motorola
MC100E101 Quad 4-Input OR/NOR Gate Motorola

Other Datasheets by onsemi

Part Number Description
MC100EP51 3.3V / 5V ECL D Flip-Flop
MC100EP56 3.3V / 5VECL Dual Differential 2:1 Multiplexer
MC100EP57 3.3V / 5V ECL 4:1 Differential Multiplexer
MC100EP58 3.3V / 5V ECL 2:1 Multiplexer
MC100EP01 3.3V / 5V ECL 4-Input OR/NOR

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MC10EP52, MC100EP52 3.3 V / 5 V ECL Differential Data and Clock D Flip‐Flop Description The MC10EP/100EP52 is a differential data, differential clock D flip-flop. The device is pin and functionally equivalent to the EL52 device. Data enters the master portion of the flip−flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock. The differential clock inputs of the EP52 allow the device to also be used as a negative edge triggered device. The EP52 employs input clamping circuitry so that under open input conditions (pulled down to VEE) the outputs of the device will remain stable. The 100 Series contains temperature compensation.
Published: |