including improved flow control. Automated software flow control using Xon/Xoff and automated hardware flow control using CTS#/RTS# and DSR#/DTR# prevent FIFO overrun. Flow control and interrupt thresholds are fully programmable and readable, enabling programmers to fine-tune the performance of their system. FIFO levels are readable to facilitate fast driver.
📁 Related Datasheet
OX16C954 - High Performance Quad UART with 128-byte FIFOs Intel / Motorola Bus Interface (ETC)