Datasheet4U Logo Datasheet4U.com

PN25F16 - 16M-BIT SERIAL FLASH MEMORY

Description

The PN25F16 is a 16M-bit (2M-byte) Serial Flash memory, with advanced write protection mechanisms.

The PN25F16 supports the standard Serial Peripheral Interface (SPI).

The PN25F16 can be programmed 1 to 256 bytes at a time, using the Page Program instruction.

Features

  • Serial Peripheral Interface(SPI).
  • Standard S.

📥 Download Datasheet

Datasheet preview – PN25F16

Datasheet Details

Part number PN25F16
Manufacturer PARAGON
File Size 1.51 MB
Description 16M-BIT SERIAL FLASH MEMORY
Datasheet download datasheet PN25F16 Datasheet
Additional preview pages of the PN25F16 datasheet.

📁 Similar Datasheet

  • PN200 - PNP Amplifier (Fairchild Semiconductor)
  • PN200A - PNP Amplifier (Fairchild Semiconductor)
  • PN205 - DARLINGTON PHOTOTRANSISTOR (Panasonic Semiconductor)
  • PN2200 - Dual Track F/2F Decoder (Chipown)
  • PN2221 - NPN SILICON TRANSISTOR (Central Semiconductor)
  • PN2221A - NPN SILICON TRANSISTOR (Central Semiconductor)
  • PN2222 - NPN Silicon Transistor (AUK)
  • PN2222 - NPN Transistor (DC COMPONENTS)
  • PN2222 - NPN Epitaxial Silicon Transistor (Fairchild Semiconductor)
  • PN2222 - NPN SILICON TRANSISTOR (Central Semiconductor)
Other Datasheets by PARAGON
  • PN25F08 - 8M-BIT SERIAL FLASH MEMORY
  • PN25F32 - 32M-BIT SERIAL FLASH MEMORY

Full PDF Text Transcription

Click to expand full text
SPI NOR PN25F16 PN25F16 16M-BIT SERIAL FLASH MEMORY Datasheet Sep. 2015 NOTE: INFORMATION IN THIS PRODUCT SPECIFICATION IS SUBJECT TO CHANGE AT ANYTIME WITHOUT NOTICE, ALL PRODUCT SPECIFICATIONS ARE PROVIDED FOR REFERENCE ONLY.TO ANY INTELLECTUAL, PROPERTY RIGHTS IN PARAGON TECHNOLOGY LIMITED. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED.Web: www.paragontech.cn A 1.3 1. Description SPI NOR PN25F16 The PN25F16 is a 16M-bit (2M-byte) Serial Flash memory, with advanced write protection mechanisms. The PN25F16 supports the standard Serial Peripheral Interface (SPI). The PN25F16 can be programmed 1 to 256 bytes at a time, using the Page Program instruction. It is designed to allow either single Sector/Block at a time or full chip erase operation.
Published: |