PI6C2510-133 - Low-Noise/ Phase-Locked Loop Clock Driver with 10 Clock Outputs

Pericom Semiconductor Corporation

General Description

The PI6C2510-133 is a “quiet,” low-skew, low-jitter, phase-locked loop (PLL) clock driver, distributing high-frequency clock signals for SDRAM and server applications.

📥 Download Datasheet

PI6C2510-133 low-noise/ phase-locked loop clock driver with 10 clock outputs by Pericom Semiconductor Corporation - Datasheet Preview

Datasheet Details

Part number	PI6C2510-133
Manufacturer	Pericom Semiconductor Corporation
File Size	141.18 KB
Description	Low-Noise/ Phase-Locked Loop Clock Driver with 10 Clock Outputs
Datasheet	PI6C2510-133 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
PI6C2501	Phase-Locked Loop Clock Driver	Pericom Semiconductor
PI6C2504	Phase-Locked Loop Clock Driver	Pericom Semiconductor
PI6C2401	Phase-Locked Loop Clock Driver	Pericom Semiconductor
PI6C2404A-1	Zero-Delay Clock Buffer	Pericom Semiconductor
PI6C2952	Low Voltage PLL Clock Driver	Pericom Semiconductor

Other Datasheets by Pericom Semiconductor Corporation

Part Number	Description
PI6C2516	Phase-Locked Loop Clock Driver with 16 Clock Outputs
PI6C2502	Phase-Locked Loop Clock Driver
PI6C2502A	Phase-Locked Loop Clock Driver
PI6C2405A	Zero-Delay Clock Buffer
PI6C2408	3.3V 4+4 Ouptut Zero-delay Clock Driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012 12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012 PI6C2510-133 Low-Noise, Phase-Locked Loop Clock Driver with 10 Clock Outputs Features • • Description The PI6C2510-133 is a “quiet,” low-skew, low-jitter, phase-locked loop (PLL) clock driver, distributing high-frequency clock signals for SDRAM and server applications. By connecting the feedback FB_OUT output to the feedback FB_IN input, the propagation delay from the CLK_IN input to any clock output will be nearly zero.