PI6C2510-133 outputs equivalent, low-noise/ phase-locked loop clock driver with 10 clock outputs.
*
*
Description
The PI6C2510-133 is a “quiet,” low-skew, low-jitter, phase-locked loop (PLL) clock driver, distributing high-frequency clock signals for SDRAM an.
By connecting the feedback FB_OUT output to the feedback FB_IN input, the propagation delay from the CLK_IN input to an.
Image gallery
Download