flip-flops
* High speed parallel registers with positive edge-triggered D-type * High performance bus interface buffering for wide data/address
paths or busses c.
This website uses cookies or similar technologies, to enhance your browsing experience and provide personalized recommendations. By continuing to use our website, you agree to our Privacy Policy
Download
