Datasheet4U Logo Datasheet4U.com

74LV10 Datasheet - Philips

Triple 3-input NAND gate

74LV10 Features

* Optimized for Low Voltage applications: 1.0 to 3.6 V

* Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V

* Typical VOLP (output ground bounce) < 0.8 V at VCC = 3.3 V,

* Typical VOHV (output VOH undershoot) > 2 V at VCC = 3.3 V,

* Output capabilit

74LV10 General Description

The 74LV10 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT10. The 74LV10 provides the 3-input NAND function. CONDITIONS CL = 15 pF; VCC = 3.3 V See Notes 1 and 2 TYPICAL 9 3.5 12 UNIT ns pF pF NOTES: 1. CPD is used to determine the dynamic power dissipation .

74LV10 Datasheet (113.25 KB)

Preview of 74LV10 PDF

Datasheet Details

Part number:

74LV10

Manufacturer:

Philips

File Size:

113.25 KB

Description:

Triple 3-input nand gate.
INTEGRATED CIRCUITS 74LV10 Triple 3-input NAND gate Product specification Supersedes data of 1997 Feb 12 IC24 Data Handbook 1998 Apr 20 Philips Semi.

📁 Related Datasheet

74LV107 Dual JK flip-flop (Philips)

74LV109 Dual JK flip-flop (Philips)

74LV11 Triple 3-input AND gate (Philips)

74LV123 Dual retriggerable monostable multivibrator (Philips)

74LV123 Dual retriggerable monostable multivibrator (nexperia)

74LV123D Dual retriggerable monostable multivibrator (nexperia)

74LV125 Quad buffer/line driver (Philips)

74LV126 Quad buffer/line driver (Philips)

74LV132 Quad 2-input NAND Schmitt-trigger (Philips)

74LV132 Quad 2-input NAND Schmitt trigger (nexperia)

TAGS

74LV10 Triple 3-input NAND gate Philips

Image Gallery

74LV10 Datasheet Preview Page 2 74LV10 Datasheet Preview Page 3

74LV10 Distributor