74LV107 Datasheet PDF (Dual JK flip-flop)

74LV107 - Dual JK flip-flop

Description

The 74LV107 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT107.

The 74LV107 is a dual negative-edge triggered JK-type flip-flop featuring individual J, K, clock (nCP) and reset (nR) inputs; also complementary Q and Q outputs.

Features

Wide operating: 1.0 to 5.5 V.
Optimized for low voltage.

Datasheet Details

Part number	74LV107
Manufacturer	Philips Semiconductors (now NXP Semiconductors)
File Size	121.49 KB
Description	Dual JK flip-flop
Datasheet	74LV107 Datasheet
Additional preview pages of the 74LV107 datasheet.

📁 Similar Datasheet

74LV123 - Dual retriggerable monostable multivibrator (nexperia)

74LV123D - Dual retriggerable monostable multivibrator (nexperia)

74LV132 - Quad 2-input NAND Schmitt trigger (nexperia)

74LV132-Q100 - Quad 2-input NAND Schmitt trigger (nexperia)

74LV132A - QUADRUPLE 2-INPUT NAND GATES (Diodes)

74LV132AS14 - QUADRUPLE 2-INPUT NAND GATES (Diodes)

74LV132AT14 - QUADRUPLE 2-INPUT NAND GATES (Diodes)

74LV132D - Quad 2-input NAND Schmitt trigger (nexperia)

74LV138 - 3-to-8 line decoder/demultiplexer (NXP)

74LV138 - 3-to-8 line decoder/demultiplexer (nexperia)

Full PDF Text Transcription

Click to expand full text

INTEGRATED CIRCUITS 74LV107 Dual JK flip-flop with reset; negative-edge trigger Product specification Supersedes data of 1997 Feb 03 IC24 Data Handbook 1998 Apr 20 Philips Semiconductors Philips Semiconductors Product specification Dual JK flip-flop with reset; negative-edge trigger 74LV107 FEATURES • Wide operating: 1.0 to 5.5 V • Optimized for low voltage applications: 1.0 to 3.6 V • Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V • Typical VOLP (output ground bounce) < 0.8 V at VCC = 3.3 V, • Typical VOHV (output VOH undershoot) > 2 V at VCC = 3.3 V, • Output capability: standard • ICC category: flip-flops QUICK REFERENCE DATA GND = 0 V; Tamb = 25°C; tr = tf ≤ 2.

Published: Apr 23, 2005 |